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ABSTRACT 
 
 
 
Gate drive circuit is important for the purpose of controlling signal to the gate of 
power switch. Currently, most gate drive circuit is designed without current control; as 
such the overload, short circuit or overvoltage will cause permanent damage to the 
power switch. Protecting the power switch from being damage from the overload, short 
circuit and overvoltage must be considered seriously. In this project, the new design of 
gate drive circuit with current limiter to controls the gate voltage signal to the MOSFET 
and limits the current flow through the Metal-Oxide Semiconductor Field-Effect 
Transistor (MOSFET) during overvoltage. It will use the current limiter circuit to control 
voltage supplied to the gate of power switch and thus limit the amount of current flow to 
the MOSFET during overvoltage operation. Hence the gate drive circuit with current 
limiter is very important to protect the power switch from over current. 
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ABSTRAK 
 
 
 
Litar pemacu adalah penting bagi tujuan mengawal isyarat pintu suis kuasa. 
Pada masa ini, litar pemacu direka tanpa kawalan arus; beban yang berlebihan, litar 
pintas atau voltan yang berlebihan akan menyebabkan kerosakan kekal kepada suis 
kuasa. Melindungi suis kuasa daripada kerosakan akibat arus berlebihan, litar pintas 
dan voltan yang berlebihan perlu dipertimbangkan secara serius. Dalam projek ini, 
reka bentuk baru litar pemacu pintu dengan pengehad arus untuk mengawal isyarat 
voltan pintu MOSFET dan menghadkan pengaliran arus melalui MOSFET semasa 
voltan berlebihan. Ia akan menggunakan litar arus penghad untuk mengawal voltan 
yang dibekalkan kepada pintu suis kuasa dan dengan itu menghadkan jumlah aliran 
arus MOSFET semasa operasi voltan berlebihan. Oleh itu litar litar pemacu dengan 
pengehad arus adalah sangat penting untuk melindungi suis kuasa dari lebih arus 
melaluinya. 
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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1. General 
 
Gate driver is an important circuit for electronic switches such as Metal-Oxide 
Semiconductor Field-Effect Transistor (MOSFET), insulated gate bipolar transistor 
(IGBT), Bipolar Junction Transistor (BJT) and others. It functions to control switching 
output. The gate drive circuit produces control signal fed to the power switch. Currently, 
most base drive circuit is designed without current control; as such the overload, short 
circuit or overvoltage will cause permanent damage to the power switch. Protecting the 
power switch from being damage from the overload, short circuit or overvoltage must be 
considered seriously. Gate drive circuit with current limiter is needed to design to limit 
current to the power switch whenever overvoltage occurs. Many researchers continue to 
work on this problem. 
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1.2. Project Objective 
 
 
There are several objectives of this project. The objectives of this project are as 
below: 
1) To design and implement the gate drive circuit that controls the gate voltage 
signal to the MOSFET. 
2) To incorporate the current limiter to the gate drive circuit which limits the 
current flow through the MOSFET during overvoltage operation.   
 
 
 
 
 
1.3. Scopes of the project 
 
The scope of the thesis is used as the guideline of the project. In this project, a 
complete hardware of a gate drive circuit had been implemented and constructed. In 
order to achieve the objective, there are several scope had been outlined.  
 
Firstly, the concept of driver circuit is being studied in order to know its function 
as well as its major field of application. A number of articles regarding the driver circuit 
are read to obtain the basic ideal of the driver circuit and improvement that have been 
done in driver circuit. Gate drive circuit is design: 
1) R2,C= On time 
2) R3    = Off-time  
3) R5    =To control pulse length (switching frequency) 
 
 
Figure 1.1: Signal of gate driver 
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Secondly, current limiter circuit is design to limit drain current of IRF520 n-
channel MOSFET by limiting gate to threshold voltage (Vgs). 
 
 
Figure 1.2: Output Characteristic of IRF520 n-channel MOSFET 
 
 
Then, design the simulation circuit of gate drive and current limiter circuit by 
using PROTEUS software. The power MOSFET IRF520 n-channel enhancement mode 
with current drain rating at 9.2A is used as power witch. Then do the analysis on the 
output waveform.  
Next, construct the gate drive and current limiter circuit on breadboard based on 
collector data from simulation part and literature review.  
Finally, the complete hardware implementation of gate drive circuit will be 
carried out in order to confirm that the meets the objectives of this project.  
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1.4. Main Contributions of the Project 
 
 
The main contributions of the project is design and develop new current limiter 
gate drive circuit which can limit current flow through the inverter with to prevent high 
current flow that can cause damage the power switch.  
 
 
1.5    Report Organization 
 
 
This thesis consists of five chapters. Chapter 1 of the report introduces the 
subject matter with a brief review of the project. The objective, scopes, main 
contribution, thesis outline and Gantt chart of the report are presented. 
Chapter 2 deals with literature review, where, the previous works related to the 
subject are discussed.  This includes the gate drive circuit design and technique to 
prevent the overload and short circuit of load by limiting the current. 
Chapter 3 describes the methodology which explains in flow chart on how to do 
this project step by step. Besides that, this chapter also discusses the circuit design and 
its operation. Then, the simulation of the circuit using Pspice software is designed. 
Besides that, describes hardware development of experimental setup for gate drive 
circuit and current limiting circuit in the laboratory for the implementation and 
verification of the proposed method.  
Chapter 4 describes the expected result obtained from the simulation and the 
data from simulation is analyzed. Comparison between the simulation and experimental 
results are made in order to achieve the objective of project. The experimental validation 
and results are presented and discussed. 
Finally, chapter 5 summarizes the achievements of this research and the 
recommendations for future work. 
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1.6 Gantt Chart 
 
Table 1 Schedule for FYP 1 
NO
. ACTIVITIES 
W
1 
W
2 
W
3 
W
4 
W
5 
W
6 
W
7 
W
8 
W
9 
W 
10 
W 
11 
W 
12 
W 
13 
W 
14 
W 
15 
1 
PSM 1 
briefing 
session                               
2 
Find 
supervisor 
and 
project 
title                               
3 
Meet 
supervisor 
to discuss 
the 
project                               
4 
Register 
title and 
submit 
abstrack                               
5 
Literature 
review                               
6 
Submit 
proposal 
and slide 
presentati
on                               
7 
PSM 1 
seminar 
presentati
on                               
8 
Design the 
simulation                               
9 
Submit 
report and 
log book                               
 
 
 
6 
 
 
 
Table 2 Schedule for FYP 2 
NO. ACTIVITIES 
W 
1 
W 
2 
W 
3 
W 
4 
W 
5 
W 
6 
W 
7 
W 
8 
W 
9 
W 
10 
W 
11 
W 
12 
W 
13 
W 
14 
W 
15 
1 
PSM 2 
briefing 
session                               
2 
Meet 
supervisor 
to disscuss 
the project                               
3 
Order the 
components                               
4 
Implement 
gate drive 
circuit                                
5 
Data 
analysis                               
6 
Submit draft 
1                               
7 
Submit draft 
2                               
8 
Submit final 
draf and 
logbook                               
9 
Submit slide 
presentation                               
10 
PSM 2  
seminar 
presentation                               
11 
Submit 
report                               
                  
 
1.7 Conclusion  
 
As a conclusion, this chapter is discuss about general of this project, the 
objectives of this project, scope and main contribution of the project, report organization 
and gantt chart as schedule of project progress. For next chapter, some literature review 
is discussed with study the previous research about this project to get idea to do.
 
 
 
 
 
CHAPTER 2 
 
 
 
 
LITERATURE REVIEW 
 
 
 
 
 
2.1 Introduction 
 
 
  Some research has been done to obtain and gain some information about the 
project. It is to compare the previous with this project to make some improvement or to 
try the method that has been used for the previous project. 
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2.2 Gate Driver Design 
 
     Many researchers find the solution of protection against overload and short 
circuit. Some researchers allow the fault current to reach the limit and then initiated to 
shut off the system. This method cause the fault current increased thus several devices 
damage although it takes a temporary time. (Werner, Mario and Martin,1989) [1] 
Another researcher designs a MOSFET gate driver as Figure 2.1 below. To turn 
on the driver, MOSFET need VGS=+15V and 0V to turn off. In this circuit, PWM signal 
from control circuit is flow to the LM311 amplifier. This amplifier served with open 
collector output Q1. This Q1 turn on when B1 is high that will cause VGS is pulled to 
ground and turn off when B1 is low that will cause VGS is pulled to VGG. If VGG is set to 
+15V, the MOSFET will turns on. However, this circuit cannot control the current flow. 
(Dr Zainal Salam, 2003) [2] 
 
 
Figure 2.1: MOSFET gate driver 
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Another design of driver circuit is as Figure 2.2 below. It shows an optically 
isolated drive circuit using N-channel MOSFET on side of load. It supplied from drain 
of MOSFET. This circuit used 4N25 opto-coupler as isolation for driver. An opto-
isolator is used to provide significant protection from serious overvoltage conditions in 
one circuit affecting the other for safety reason. It is a device that uses a short optical 
transmission path to transfer a signal between elements of the circuit. Zener diode 15V 
is used as voltage regulator to stable the output voltage.  So, this circuit also cannot 
control current because when using zener diode, the voltage output is constant 15V. So, 
the current is remaining with the voltage. (Jamie Catt, 1993) [3] 
 
 
Figure 2.2: Optically isolated gate drive circuit. 
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Besides that, another way to limit current is using the inductor with protection 
choke technique design to limit the rate of rise of fault current with a secondary winding 
to trigger the thyristor crowbar circuit to divert the current from the power transistor to 
the thyristor. The protection choke allows transformer coupling into the power transistor 
circuit. So, when fault occur, the current will be diverted from the power transistors to 
the thyristor which has large current load capacity. The disadvantages of this method are 
expensive thyristor device the design of the protection choke with secondary windings 
leads to the bulkiness of the equipment. (P.D. Evans and B.M. Saied, 1982) [4] 
The another literature presents a technique where in the slope or rate of rise of 
the fault current is sensed and protective action is initiated well before the fault current 
reaches the set value. This method also needs to be added extra sensor, cost and complex 
circuit as Figure 2.3 below. ( Sujit Biswaruk, and Joseph, 1988) [5] 
 
 
Figure 2.3: Complete auto-protecting gate drive circuit for GTO thyristors. 
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Besides that, circuit in Figure 2.4 below is a high voltage MOSFET driver. The 
weakness of this circuit is the resistors still have current flowing through them although 
the circuit is not being driven with pulses. (Engineering services, 2004) [6] 
 
 
 
Figure 2.4:  High voltage MOSFET driver with minimized cross-over current. 
 
 
 
Figure 2.5 shows drive circuit current limitation using multiple drive voltages. In 
normal operation, 15V is applied to drive the gate fully on which also causes the diode 
D to be forward biased through resistor R1. In normal operation the VDS voltage drop 
will typically be around 2 - 3V, but this increases with increasing drain current. The 
voltage at point P is thus equal to the VDS voltage drop across the MOSFET, plus the 
voltage drop across D. However, if an over current is detected by monitoring the drain 
source voltage of the MOSFET, causes the VDS of the MOSFET to increase. When the 
voltage at point Preaches the rating of the Zener Z1, Z1 begins to conduct, turning on 
T2, and clamping the voltage at point P, causing D to become reverse biased. Turning on 
T2 causes Zener Z2 to clamp the MOSFET gate voltage at 6V, limiting the collector 
current to a lower level. (B.Maurice and L. Wuidart, 1999) [7] 
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Figure 2.5: Current limitation using multiple drive voltages. 
 
 
Besides than that, the gate drive circuit is used to amplify the low signal input 
from control circuit to a higher voltage signal. The higher gate signal voltage is needed 
for the functioning of the inverter circuit. Left side of the driver circuit is part where to 
control switching output. Gate Drive Circuit in Figure 2.6 below used 555 timer IC in a 
variety of timer, pulse generation, and oscillator applications. The 555 can be used to 
provide time delays, as an oscillator, and as a flip-flop element. Each component has its 
own function. Resistor 1 and capacitor 1 is function as control on time, resistor 3 to 
control off-time, resistor 5 to control pulse length (switching frequency), diode 1 is to 
make sure ON/OFF independently, while potentiometer is used in this circuit to change 
the width of PWM. [2] 
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Figure 2.6: Gate drive circuit  
 
Another design for current limiting circuit is as in Figure 2.7 below. With a 
resistor, the voltage drop is varied depending on the consumed current by the load. The 
higher current is drawn by the load, the higher voltage drop on that resistor. In this 
active circuit, the current limiting circuit tries not to drop the voltage if the current 
drawn by the load is below the allowable range. In normal condition, the limiter circuit 
tries not to dissipate the power, so almost all power is delivered to the load. If the load 
tries to draw more than allowed, the current limiting circuit will now act as resistor, 
controlling it is resistant value to limit the current to a predetermined level. This circuit 
works with output voltage at Q1 emitter act as a voltage follower, means that the voltage 
will follow its base voltage. Because the R sense value is chosen to be a low resistance, 
the voltage will be appearing at load as a full voltage delivered from voltage source. If 
the load now draws more current, at some level, the voltage drop across R sense will 
reach the level at a point where the transistor Q2 begin to conduct and the current will 
flow from its collector to its emitter, decreasing the base voltage of Q2. Because now the 
